Status of CDS DMILL Prototype

History and Goals of the Project:

- CDS prototype was designed by Carl Grace in 1999
- translated into DMILL 0.8 m by J.F. Genat, with LBL support in 2000
- delivered in june 2001 and tested by J.F.Genat and R.Sefri
- proof of feasability of the integration of a full CCD analog readout
- measurement of some figures of merit of the DMILL radhard process
- check of the integration of the classical CDS circuitry

Scope of this Presentation:

• results of january 2002 tests⁽¹⁾ and triggering of new orientations

⁽¹⁾(J.F.Genat, R.Sefri, A.Secroun et E.B.)

 $text\ found\ at\ http://www-lpnhep.in2p3.fr/~barrelet/cds_test.pdf$



■ SNAP meeting LBNL 10/2/02 ■



SNAP meeting LBNL 10/2/02



SNAP meeting LBNL 10/2/02



■ SNAP meeting LBNL 10/2/02 ■



SNAP meeting LBNL 10/2/02 ■

INTEGRATOR NOISE integrator output 20 Mhz(mV) 4 3 2 noise (mV rms) $\underline{A \to} B$ 0.2 2μs 0.18 duration of В the input 0 $\sigma (\overline{B} - \overline{A})/\sqrt{2}$ 0.16 signal 10 20 0 time (µs) 0.14 0.12 χ²/ndf 824.1 / 95 Constant .1410E+05 Mean −.4435E-03 Sigma .8597E-01 10 0.1 HF noise 0.08 0.06 10² 0.04 10 0.02 0 15 5 $\textbf{A} \rightarrow \textbf{B}$ delay (µs) 0 non gaussian tails

SNAP meeting LBNL 10/2/02

7 of 10



PLANS

Analytic approach:

- simulate the problems previously mentioned
- study of transients and timing constraints due to each switch, one at a time
- time constraints coming from the interaction between two clocks

System approach:

- optimization of the time diagram
- optimization of the gain chain
- completion of our chain (CCD -CDS -digitizer)
- comparison with other (simpler?) analog chains

CONCLUSION

(please take first the positive aspect of each following statement)

- Electronic noise seems a factor x2 above simulation (itself a factor x2 above CCD output). If this hypothesis is verified, it leads to a waste of ADC range (*all what can reasonably be predicted works well*)
- Our CDS prototype is at the top of the complexity scale. It might be difficult to understand all the problems only by signal analysis joined to electronic simulation (*they did pretty well with this complex circuit on the first try*)
- It is necessary to integrate all these elements in order to design a realistic analog chain for SNAP. In particular multiple gains would have a profound impact on this chain. A global perspective is important for us to focus our tests on real issues (*easier to simplify rather than the contrary*)