Agilent Signal Integrity Seminar 2010



High Speed Serial Links from Debug to Compliance Eye diagram and Jitter Analysis

Presented by: Pascal GRISON Digital Design Application Engineer

Page 1



Rev 26.06.200

In the new world of high-speed serial interconnects

- Meet objectives for cost, performance and reliability
- Finish your project on time and in budget
- Ensure Product Interoperability with other equipments



Why Mesure Jitter Jitter Concept Bus Topologies

Quick Serial Link Debug Overview: Eye Diagram Mask Test Isolating MAsk Violations with 8B/10B Decode and Jitter Trend

Digging Into the Jitter Understanding Jitter Analysis Level One: Jitter Trend



- Determine the probability of how often a design will meet a bit error rate specification (10⁻¹² BER typically desired).
- Understand the source of jitter in order reduce jitter to meet a timing budget requirement.
- Test for compliance to ensure compatibility between components from multiple vendors.
- Ensure that digital designs have the timing margins to operate reliably 24 hours a day.. 7 days a week.. without crashing!

Concept of industry standards for jitter

There are up to three sides to the problem

- How much jitter should the transmit side produce
- How much jitter can the receive side tolerate
- How much degradation is acceptable from transmission line in the case of an external cable (SATA,HDMI,DISPLAYPORT,USB...)

A well designed standard specifies each side properly to guarantee system level performance (bit-error-ratio)



Parallel Data Bus With Explicit Synchronous Clock



-Bus of Parallel data lines at specific Datarate

-Clock line synchronous to Data Bus

Exemples: Legacy PCI, GPIB, SDRAM,...



Serial Data With Explicit Clock



-One or several Serial data lines at specific Datarate

-Clock line can be at (Datarate)/N

Exemples: I2C, SPI, DigRF, HDMI, PCI EXPRESS 8Gb



Serial Data With Embeded Clock



-No physical Clock Lane provided to receiver

-One or several Serial data lines at specific Datarate

-Data encoded 8B/10B NRZ

Exemples: USB, SATAI/II, PCI-EXPRESS, DISPLAY PORT

Page 8

Analyzing jitter: The Famous Eye Diagram

- Start with the eye diagram
- The easiest way to get an overall idea of the quality of the serial signal
- Trigger on Clock signal (if available) as the rough first pass to build Eye Diagram
- Eye Diagram is the superposition in the middle of the screen of 3 bits
- Multiple case combined form the Eye (000,001,010,011,100,101,110,111)
- Preceedig bits might impact the ones your seeing this is called Inter Symbol Interferences
- Use Clock Recovery with PLL Emulation on 8B/10B signal and memory folding to build eye

Building an Eye diagram the synchronous way: Explicit Clock used as Trigger



What represents "good enough"?

- The eye-mask is the common industry approach to measure the eye opening
- Failures usually occur at mask corners
 - But what is cause of failure?



Violating USB FS 12Mb/s Eye Diagram



Good Displayport Eye Diagram

Page 10

Next Gen Debugging: Let Us Begin with an Eye Pattern What will You Want NEXT, after Finding Mask violations?



CLICAGILENT Technologies

Next Gen Debugging: By "Unfolding the Mask", Eye Pattern Failures are Correlated with Real Data and Clock Info



Next Gen Debugging: Infiniium Debugging Solution Supports Jitter Trend correlation with Unfolded Mask



Next Gen Debugging: The Failure Correlations Among Data, Clock and TIE Jitter Trend, <u>Simultaneously!!</u>



Next Gen Debugging: Debugging Continues... Found a Large Step in the Jitter Trend



Next Gen Debugging: Debugging Continues: The Lower Step has a Larger Jitter



Next Gen Debugging: Correlation of Mask Unfold Data vs. Jitter Size

File C	Control Acquisi	Setup tion is	Measure stopped.	Analyze	Util			2:17 PM	
	40.0 GS	a/s 2. 200 m ¹	.05 Mpts V/ ~		3 Ç	[∩] 90.0 mV/ ∼ 4	On □		Let's scroll
4				ubstaberemoi fanta.	Jitter Analysis: Da	ata TIE(1)		BY	through the
				in the first of th				ned name opporte name in the set	violations of
<u></u> ↓↓						nak kalenda ka Kalenda kalenda k	and Helenic Helenic (Kaanadha)		and correlate the
+ + 1∕←→									violations with
ן_ֿ]	Ay							€	the jitter trend.
_ _								fjmt	
ורך				nin sin sa sa			/iolations a	are w	ithin
ſŢ				rejainin kinedak		the	lower Jitte	er ste	p !
More (1 of 2)	T Measur	ements [⊠ 🥩 🔆 Markers i His	togram Ma	500 ns/ 1 -2	24.3693780 µs	• 0.0 V	▲ ↑	
Delete All	Navi	gating Mask	mask failu	ures 1			K (K H 3	
		Number	of failed		6		Move to pr Restore U	riginai Ma	CLICK !
						Page 17		A	gilent Technologies

Next Gen Debugging: Infiniium offers <u>True Seamless</u> <u>Debugging</u> with All Features Correlating <u>Simultaneously</u>



Can your debugging tool work this seamlessly?

Index 🔻 ^ Time Data -24.36758194 us D15.6+ Undo Zoom -24.36309237 us Invalid -24.35860304 µs D17.7-Save... -24.35411370 µs Invalid **Decode Listing** -24.34962421 µs D30.2-

 \sim

3 On 90.0 mV/

Setup... -24.34513467 us Invalid -24.34064540 us Invalid Search... -24.33615612 µs Invalid -24.33166671 µs D2.2+ 10 -24.32717721 us D1.3-11 -24.32268769 us D13.7-12 -24.31819819 µs Invalid 13 D29.3+ -24.31370891 µs 14 -24.30921966 µs Invalid 15 -24.30473042 µs D1.3+ 16 -24.30024101 µs D23.3-17 -24.29575159 µs D15.1+ 18 -24.29126232 µs K28.5+ 19 -24.28677298 us Invalid 20 -24.28228349 µs K28.0+ 21 -24.27779412 µs D10.1 22 -24.27330479 µs D24.3-23 -24.26881532 us D24.3-More •••* H 2.00 ns/ **T** 0.0 V ▲ 1 1 -24.3693780 µs 10 4 0 **)** (1 of 2) Measurements Markers Histogram Mask Test Navigation Scales Delete Navigating mask failures Mask Failures • M All Mask failure index Number of failed UI 2296 Restore Original Mask **Agilent Technologies** Page 19

Next Gen Debugging: Needless to Say, It Supports the "Decode Listing" as Well

Analyze Util ties Help

1 On

2

∧ ∼

File

Control Setup Measure

Acquisition is stopped. 40.0 GSa/s 2.05 Mpts

200 mV/

Multi-channel decodes and listing is supported, too!

2:55 PM

8GHz Reduced BW

On

Only the "seamless" debugging tool can realize the ideal debugging solution

Next Gen <u>Seamless</u> Debugging is:

Multi-Perspective Signal Analysis, Getting More Insights Faster, Validating Your Assumptions Faster, with Time Correlating Data



Jitter is the deviation of a timing event of a signal from its ideal position.



This is the traditional description of jitter, commonly referred to Time Interval Error (TIE), or phase error.

Page 21

Measuring Jitter with an Oscilloscope





Why is Vertical Noise Floor Important ?

Let's consider a theoretical signals with Zero jitter, fixed voltage noise presenting three different edge speed and crossing a Threshold at 50%



1)Voltage noise translate directly in Timing Uncertainty (also known as Jitter)2)Higher Vertical Noise Floor translate in Higher Timing Uncertainty

3)At constant amplitude noise floor,

Slower Edge Speed translate into Higher Timing Uncertainty

Page 23



Some important issues for jitter

Measurement accuracy depends on slew rate.



Secret 1 to Infiniium DSO/DSA90000A Series Signal Integrity The Analog Front End = The MICMI (Multi Chip Module)



System Bandwidth & Noise Floor Considerations

Oscilloscope measurement noise floor is linked to the Bandwidth And Sensitivity setting used

RMS noise floor (scope only)

Volts/div	90254A	90404A	90604A	90804A	91204A	91304A
5 mV	153 μV	199 µV	259 µV	322 µV	435 μV	467 μV
10 mV	183 μV	232 µV	295 µV	358 µV	483 µV	536 µV
20 mV	275 μV	342 µV	424 μV	498 μV	650 µV	758 μV
50 mV	645 μV	799 µV	985 μV	1.15 mV	1.45 mV	1.73 mV
100 mV	1.27 mV	1.56 mV	1.92 mV	2.22 mV	2.80 mV	3.37 mV
200 mV	2.47 mV	3.03 mV	3.71 mV	4.28 mV	5.41 mV	6.58 mV
500 mV	6.48 mV	8.00 mV	9.91 mV	11.5 mV	14.7 mV	17.4 mV
1 V	12.5 mV	15.6 mV	19.2 mV	22.3 mV	28.5 mV	34.1 mV

If an active Probe is used, measurement noise increase

RMS noise floor						
(scope with probe)	90254A	90404A	90604A	90804A	91204A	91304A
Volts/div	with 1131A	with 1132A	with 1134A	with 1168A	with 1169A	with 1169A
20 mV	3.2 mV	3.5 mV	4.0 mV	2.2 mV	2.5 mV	2.7 mV
50 mV	3.3 mV	3.6 mV	4.0 mV	2.3 mV	2.8 mV	3.1 mV
100 mV	3.4 mV	3.8 mV	4.3 mV	2.9 mV	3.5 mV	4.2 mV
200 mV	4.0 mV	4.6 mV	5.3 mV	4.7 mV	5.9 mV	7.5 mV
500 mV	7.1 mV	8.6 mV	10 mV	12 mV	15 mV	19 mV
1 V	13 mV	16 mV	19 mV	23 mV	28 mV	37 mV

Secret 2 to Infiniium DSO/DSA90000A Series Signal Integrity World First 20GSa/s Single Chip CMOS Analog to Digital Converter



Analog signal goes through a SiGe sample and hold circuit, and is distributed to 80 primary ADCs cell working at 250MSa/s. Sampling Clock from Acquisition Board is internaly Delayed 80X using calibrated delay lines ensure best interleaving accuracy.

Result is best oscilloscope measurement accuracy and repeatability Best Harmonic Distorsion and Spurious Free Dynamic Range



Distortion: Time-Domain Sine Wave Distortion



Infinite Persistance Visual Test



Slow TimeBase Distorsion

FFT SFDR Measurement





JNF – Best Case



✓ Jitter Noise Floor – 6 GHz sine wave from PSG RF Generator

Page 29



JNF – 150 ps Rise Time



✓ Jitter Noise Floor – 150 ps rise time from N4903A

Page 30

JNF – 250 ps Rise Time



✓ Jitter Noise Floor – 250 ps rise time from N4903A Page 31 Agilent Technologies

DSOX 903204 True Analog Bandwidth that Delivers The Industry's Lowest Intrinsic Jitter



Total Jitter Components



- TJ: Total Jitter (convolution of RJ (based on BER) & DJ, and measured in peak-to-peak.
- RJ: Random Jitter (rms)
- DJ: Deterministic Jitter (peak-topeak).
 - PJ: Correlated & uncorrelated Periodic Jitter (caused by crosstalk and EMI)
 - DDJ: Data Dependent Jitter
 - DCD: Duty Cycle Distortion (caused by threshold offsets and slew rate mismatches).
 - ISI: Inter-Symbol Interference (caused by BW limitation and reflections).



Where Does Jitter Come From?



Important settings for accurate results in Eye Diagram & Jitter analysis

- Jitter is measuring timing variation to a reference signal
 - Clock signal edge position are compared against reference Clock edges
 - Data signal edge position are compared against reference Clock edges
- Is my serial system using an explicit clock I can probe ?
 - Yes-> Probe the clock and configure scope to use it!
 - If receiver apply a multiplier -> scope must be configured to to the same
 - If receiver apply a PLL on explicit Clock -> scope must do the same
 - No? -> Derive the clock from the data using software PLL emulation
 - Software clock recovery must be flexible to imitate Receiver Clock recovery
 - Jitter Observed on Oscilloscope depend on Soft PLL Bandwidth Parameter
 - Too Big PLL bandwidth transalte into lower observed Jitter
 - Too Small PLL bandwidth translate into higher observed Jitter
 - The good software PLL BW Value is the one from YOUR Reciever



What is Real-Time Jitter Analysis?

Real-time jitter analysis consists of a collection of successive <u>timing variation measurements</u> displayed in multiple <u>views</u> where...

The timing variation measurements can be ...

- Data: Time Interval Error (TIE), sometimes called "phase error"
- Clock: Period, Cycle-to-Cycle, N-Cycle
- Parametric: Frequency, rise time, setup time, hold time in a synchronous system

The <u>views</u> includes...

- Eye Diagrams (repetitive volts vs time)
- Histograms (N vs time error)
- Trend (time error vs time)
- Spectrum (time error vs frequency)
- RJ/DJ separation (rms/p-p tabular)
- Bathtub curves (BER vs eye opening)

Page 36


How Do Real Time Scopes Measure Jitter?



What About Clock Recovery?



Software Clock Recovery

- Low jitter (zero)
- Frequency agile
- Loop BW agile
- Low HW cost (zero)

Hardware Clock Recovery

- Clock is available for other equipment (BERTs, DCAs, etc)
- Required on Sampling Oscilloscopes



Real Time Oscilloscope Trade-offs

Benefits of Real Time Oscilloscope Jitter Measurements

- Can measure jitter frequencies up to 1/2 the data rate
- Can use software for ideal clock recovery (no added jitter)
- Can correlate jitter to other signals (power supply, cross-talk)
- Can measure jitter on live signals with active probes
- General purpose tool, useful for other tasks
- 1 ps rms jitter noise floor typical

Weakness of Real Time Oscilloscope Jitter Measurements

- Measuring low frequency jitter requires lots of Memory
- Limited to data rates < =10 Gb (for now)

Page 39



Real-time Scope versus Other Jitter Solutions

< 3.2 Gb serial signaling, all synchronous signaling



Compliance Testing versus Debugging

Compliance Testing of Components/Sub-systems

- Pulse/Pattern Generators used to stimulate "Compliant Jitter Tolerance Patterns (CJTPAT)"
 - Ex: 101010... tests for Duty Cycle Distortion (DCD)
 - Ex: 1111101010000... tests for Inter Symbol Interference (ISI)
- BERTs, TIA's, DCA's, RJ/DJ separation software used to measure/analyze jitter components to meet critical tolerance specifications

Debugging/Characterization of Systems

- Real-time Oscilloscopes with Jitter Analysis used to time-correlate sources of jitter within a "live" system at speeds up to 10 Gb/s.
- Sampling Oscilloscopes (DCA) with Jitter Analysis use to measure jiter within a "live" system at speeds greater than 10Gb/s.



Duty Cycle Distortion (DCD)

Transmitter Threshold Offset Problem



Duty Cycle Distortion (DCD)

Transmitter Edge Transition Speed Mismatch Problem



Inter-Symbol Interference (ISI)





Inter-Symbol Interference (ISI)

Transmission Line Reflection/Improper Termination Problem





Periodic Jitter (PJ)

System Cross-talk Problem



"Real World" Jitter is Complex

Jitter is composed of both random and deterministic components

- Random Jitter (RJ) is unbounded
 - Due to thermal noise, shot noise, etc.
 - Follows a Gaussian distribution

•

- Requires a statistical analysis to be quantified
- RJpp = 14.1 x Jrms for 10⁻¹² BER
- **Deterministic Jitter (DJ)** is bounded and composed of:
 - Duty-Cycle-Distortion (DCD)
 - Inter Symbol Interference (ISI)
 RJ
 - Periodic Jitter (PJ)



Total Jitter Components



- TJ: Total Jitter (convolution of RJ (based on BER) & DJ, and measured in peak-to-peak.
- RJ: Random Jitter (rms)
- DJ: Deterministic Jitter (peak-topeak).
 - PJ: Correlated & uncorrelated Periodic Jitter (caused by crosstalk and EMI)
 - DDJ: Data Dependent Jitter
 - DCD: Duty Cycle Distortion (caused by threshold offsets and slew rate mismatches).
 - ISI: Inter-Symbol Interference (caused by BW limitation and reflections).



Jitter Probability: BER



Realtime Jitter analysis is Key for Debug of Clock and Serial Links

The Jitter Trend (Jitter_amplitude(t)) Probability Distribution Function of Jitter Trend Standard deviation and Peak to Peak Deviation The FFT of the Jitter Trend

Jitter Trend Shape and FFT content will help establish short of suspects signals on board.

Using a second Channel of Oscilloscope for Trigger, probing suspect signal on board and looking if Jitter Trend spikes/shape is synchronous to probed signal will clearly identify guilty signal.



EZJIT Jitter Analysis Option - Easy to Use

- Key measurements include: cycle-cycle jitter, n-cycle jitter, period jitter, time interval error, setup and hold time, measurement histograms, measurement trending and jitter spectrum.
- Integrated into the oscilloscope application, highly interactive, and timecorrelated.
- Setup Wizard guides the user on setup of the jitter measurement, describes what the measurement does and tells you when to use it.





Page 51



Agilent EZJIT Jitter Measurement Application



Techniques to Isolate Jitter Components

In the real world, jitter components are NOT isolated

Tools/Techniques used to isolate jitter

- Serial Pulse/Pattern Generators
- Synchronous Triggering
- Use of Waveform Math (Averaging, +/-, etc.) on jitter trend results
- Fast update rates with real-time time-correlation
- TDR



Duty Cycle Distortion (DCD) Jitter



Isolation Technique:

- Stimulating with slow repeating 1-0-1-0... pattern to eliminate ISI jitter.
- Establish a synchronous trigger.
- Average trend to eliminate RJ and uncorrelated PJ.
 - Identified by Trend Waveform @ 1/2 date rate frequency.
- Measure peak-to-peak jitter.

DCD Jitter (p-p) = 10.05ps



•

Inter-Symbol Interference (ISI) Jitter due to BW Problem



DCD + ISI Jitter (p-p) = 43.8ps

Note: With known good stimulus source, DCD will be minimal

Isolation Technique:

- Identified by modulated pulse amplitudes.
- With synchronous trigger Average Trend to eliminate RJ and uncorrelated PJ components.
- Identified by TIE trend waveform with +error after long 1 or long 0.
- Identified by TIE trend waveform with –error after short 1 or short 0.
- Measure peak-to-peak.



Agilent Technologies

Page 55

Inter-Symbol Interference (ISI) Jitter due to BW Problem



- Reduce data rate to test for reduction of ISI component.
- DCD and correlated PJ component remains.
- Measure peak-to-peak.

ISI Jitter (p-p) = 16.3ps



Inter-Symbol Interference (ISI) Jitter due to BW and Reflection Problems

Page 57

Dissimilar long "1" pulse shapes



- Identified by modulated pulse amplitudes.
- Average Trend to eliminate RJ and uncorrelated PJ.
- Identified by "dissimilar" pulse shapes for long 1's or long 0's preceded by dissimilar patterns.

Agilent Technologies

ISI Jitter (p-p) = 47.1ps

Inter-Symbol Interference (ISI) Jitter due to BW and Reflection Problems



- Reduce data rate to test for reduction of ISI component at receiver side.
- DCD remains.
- Measure peak-to-peak.

Agilent Technologies

ISI Jitter (p-p) = 20.8ps

Page 58



Inter-Symbol Interference (ISI) Jitter due to BW and Reflection Problems



- Reduced data rate and then capture signal at transmitter side to check for obvious reflections & signal distortions.
- Use TDR to accurately characterize transmission line for impedances and distances to anomalies.



ISI changes rise/fall times

DDJ is caused by ISI∗DCD ISI has both amplitude and timing components → changes the signal rise/fall times



Causes analyzer voltage noise to be mistaken for RJ



Uncorrelated Period Jitter Coupling



- Trigger on "suspect" cross-talk coupling signals.
- Averaging Trend can help to eliminate RJ, ISI, & DCD and "draw-out" uncorrelated PJ component.
- With large uncorrelated PJ coupling component, you can sometimes identify corrupter using a Spectrum display without special triggering.

Page 61



Cycle to Cycle Jitter Measurement



Spread Spectrum Clock Measurement



Random/Deterministic Jitter Separation



Jitter Breakdown helps focus on real issues

Advanced FFT Filtering and Signal Processing Decomposition of Deterministic Jitter and Random Jitter

Getting to the roots of the overall Jitter Deviatiation will help isolate And Quantify the most significant Jitter contributors. This will help Engineer to focus on the specific area of his design to improve the Jitter Value associated with it.



Base Case



Page 66



ISI Only





ISI and Random Jitter



Page 68



Adding Periodic Jitter





Pj Only



Page 70



Pj + ISI







Pj + ISI + Rj




A good question that if often asked about Jitter is: How can we sure the Algorithms used in your Jitter Analysis Software are working accurately?

This a very good question and be confident we asked ourself this very question a long time ago when these Algorithms were initially developped for Telecom Applications on 86100 Equivalent Time oscilloscope.

The Answer is that we built a Precision Jitter Generator using only calibrated signal generators to try various signal Jitter conditions first individually then in combined cases.



Agilent Technologies

The Precision Jitter Transmitter*



Enabling Debug, Characterisation and Compliance

In Addition to general purpose Jitter analysis tools, Agilent is member of several comitee to help define test methology and to provide comprehensive and exhaustive solution for the technologies of tomorrow

> USB 2.0 3.0 / USB IF Wireles USB HDMI 1.3 DISPLAYPORT PCI EXPRESS 2.5Gb 5Gb 8Gb SATA 1.5Gb 3Gb 6Gb SAS 1.5Gb 3Gb DigRF V3/V4 MIPI DSI/CSI